



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/773,232	02/09/2004	Yoshiki Okumura	1614.1383	3164

21171 7590 05/02/2006

STAAS & HALSEY LLP
SUITE 700
1201 NEW YORK AVENUE, N.W.
WASHINGTON, DC 20005

EXAMINER

ZAMAN, FAISAL M

ART UNIT	PAPER NUMBER
----------	--------------

2112

DATE MAILED: 05/02/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

Response to Arguments

1. Applicant's arguments with respect to claim 6 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. **Claims 6-10** are rejected under 35 U.S.C. 103(a) as being unpatentable over Nix (U.S. Patent No. 4,897,810) in view of Alwais (U.S. Patent No. 6,362,675).

Regarding Claim 6, Nix discloses a status bit setting circuit (Nix, title, abstract) comprising:

An inverting output part generating an output which is inverted each time that a predetermined status is detected (Nix, Figure 1, item 18, Column 2 lines 24-27, and Column 4 lines 9-52, the "IN" signal in Nix [see Column 3, lines 7-10] is considered equivalent to the predetermined status as stated in the current application);

State inversion transition parts having states inverted in sequence by the output of said inverting output part (Nix, Figure 1, items 66 and 68, Column 5, lines 37-45 and lines 58-66); and

A status bit setting part setting a predetermined status bit by detecting a process of propagation of the inversion transition in said state inversion transition parts (Nix, Figure 1, items 70, 72, 74, Column 4, lines 25-30, the signal sent to the microprocessor indicating an interrupt event in Nix [see Column 1, lines 29-36 and Column 2, lines 28-32] is considered equivalent to the status bit in the current application).

Nix does not expressly disclose wherein said state inversion transition parts comprise edge-triggering type devices.

In the same field of endeavor (e.g. detection of state changes in a data processing system), Alwais teaches state inversion transition parts, comprising edge-triggering type devices (Alwais, Figure 2, item 32, Column 4, lines 40-43), having states inverted in sequence by the output of an inverting output part (Alwais, Figure 2, item 54, Column 4 line 63 – Column 5 line 3).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined Alwais' teachings of detection of state changes in a data processing system with the teachings of Nix, for the purpose of accurately detecting every state change in the input signal. Nix provides motivation to combine by stating it would be desirable to provide an asynchronous interrupt status bit circuit which guarantees that no interrupting conditions are missed and that no single interrupting condition is indicated twice (see Nix, Column 1, lines 46-50).

Regarding Claim 7, Nix discloses the status bit setting circuit further comprising a status detection canceling part (Nix, Figure 1, item 24, Column 4, lines 36-38)

detecting the process of the inversion transition in said state inversion transition parts, and generating a signal canceling a status detection state (Nix, Column 2, lines 32-39).

Regarding Claim 8, Nix discloses wherein said status bit setting part detects a completion of the propagation of the inversion transition and cancels the setting of the predetermined status bit (Nix, Figure 2, items (b) and (c), when the READ signal in Nix is set from the high to low level, the DBX signal also is set to the low level [ie. is cancelled], see Column 5 lines 50-57).

Regarding Claim 9, Alwais discloses wherein said state inversion transition parts have the states alternately inverted in sequence in response to a rising edge and a decaying edge of a predetermined read out signal (Alwais, Figure 2, item 32; ie. it is well known in the art that this is how a D flip flop operates since it is an edge-triggered flip flop, as evidenced by "Flip-flop (electronics)" by Wikipedia.org, cited below under Relevant Art).

The motivation utilized in the combination of Claim 6, super, applies equally as well to Claim 9.

Regarding Claim 10, Nix discloses the status bit setting circuit further comprising a bus driver (Nix, Figure 1, item 20, Column 4, lines 12-16) enabling reading out of the predetermined status bit externally only during an interval in which a predetermined read out signal is active (Nix, Figure 2, items (b) and (c), Column 5, lines

Art Unit: 2112

46-57, only when the READ signal is active [ie. at the high level], the DBX signal is sent to the microprocessor).

Allowable Subject Matter

1. **Claims 1-5** are allowed.

The following is a statement of reasons for the indication of allowable subject matter:

Regarding Claims 1, 2, and 5, the prior art discloses apparatus for retaining signals in state holding parts (ie. flip-flop circuits). The prior art also discloses apparatus for comparing signals of two different states for the purpose of indicating the status of an incoming signal (ie. an exclusive-OR circuit). However, the organization of the different comparing parts in the claim are not disclosed in the prior art. The claims disclose the use of multiple comparing parts to compare the signals of the multiple state holding parts. The prior art, however, uses a single comparator (ie. a differential comparator) for this purpose.

Regarding Claims 3 and 4, the prior art does not disclose a state detection signal clearing part which compares the states of multiple input signal and outputs a state detection signal clearing signal when the states are different from one another.

Relevant Art/Prior Art of Record

2. "Flip-flop (electronics)", Wikipedia.org, <[http://en.wikipedia.org/wiki/Flip-flop_\(electronics\)](http://en.wikipedia.org/wiki/Flip-flop_(electronics))>, retrieved from the Internet on 4/27/2006 is cited as Relevant Art.

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Uede et al. (U.S. Patent No. 4,247,855) discloses a circuit that includes a state change detection circuit which is composed of two D-flip-flops and an exclusive-OR circuit. Takezoe et al. (U.S. Patent No. 4,500,953) discloses a data transfer abnormality processing system. Kitada (U.S. Patent No. 4,763,248) discloses a microcomputer with a detecting function of a memory access error. Ogata (U.S. Patent No. 4,829,467) discloses a memory controller including a priority order determination circuit. Tomioka et al. (U.S. Patent No. 4,870,345) discloses a semiconductor integrated circuit which includes cascaded asynchronous sequential logic circuits. Hillis et al. (U.S. Patent No. 5,118,975) discloses a circuit which includes multiple comparators and a state change detection circuit. Davis et al. (U.S. Patent No. 5,754,764) discloses a combination of input/output circuitry and local area network systems. Anderson et al. (U.S. Patent No. 5,815,733) discloses a system for handling interrupts in a computer system using an ASIC reset input line coupled to a set of status circuits for presetting values in the status circuits. Suetake et al. (U.S. Patent No. 5,822,557) discloses a pipelined data processing device having improved hardware control over an arithmetic operations unit. Haban (U.S. Patent No. 6,779,125) discloses a UART which can receive a clear to send (CTS) signal.

Art Unit: 2112

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Faisal Zaman whose telephone number is 571-272-6495. The examiner can normally be reached on Monday thru Friday, 8 am - 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on 571-272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2112

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

fmz


REHANA PERVEEN
SUPERVISORY PATENT EXAMINER
4/28/06